



[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☐ The Guide


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **transformation rules node mapping bdd**

 Found **33,723** of **157,873**

Sort results by


[Save results to a Binder](#)
[Try an Advanced Search](#)
[Try this search in The ACM Guide](#)

Display results


[Search Tips](#)
☐ Open results in a new window

Results 1 - 20 of 200

 Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

 Relevance scale ☐ ☐ ☐ ☐ ☐

### 1 [Low power optimization technique for BDD mapped circuits](#)

Per Lindgren, Mikael Kerttu, Mitch Thornton, Rolf Drechsler

 January 2001 **Proceedings of the 2001 conference on Asia South Pacific design automation**

 Full text available: [pdf\(184.69 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

The minimization of power consumption is an important design constraint for circuits used in portable devices. The switching activity of a circuit node in a CMOS digital circuit directly contributes to overall power dissipation. By approximating the switching activity of circuit nodes as internal switching probabilities in Binary Decision Diagrams (BDDs), it is possible to estimate the dynamic power dissipation characteristic of circuits resulting from a structural mapping of a BDD. A techni ...

### 2 [Formal verification in hardware design: a survey](#)

Christoph Kern, Mark R. Greenstreet

 April 1999 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 4 Issue 2

 Full text available: [pdf\(411.53 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In recent years, formal methods have emerged as an alternative approach to ensuring the quality and correctness of hardware designs, overcoming some of the limitations of traditional validation techniques such as simulation and testing. There are two main aspects to the application of formal methods in a design process: the formal framework used to specify desired properties of a design and the verification techniques and tools used to reason about the relationship between a spec ...

**Keywords:** case studies, formal methods, formal verification, hardware verification, language containment, model checking, survey, theorem proving

### 3 [Combinational logic synthesis for LUT based field programmable gate arrays](#)

Jason Cong, Yuzheng Ding

 April 1996 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 1 Issue 2

 Full text available: [pdf\(628.91 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)

The increasing popularity of the field programmable gate-array (FPGA) technology has

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

☐ Search Session History[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Edit an existing query or  
compose a new query in the  
Search Query Display.

Mon, 18 Jul 2005, 2:22:09 PM EST

## Search Query Display

Select a search number (#)  
to:

- Add a query to the Search Query Display
- Combine search queries using AND, OR, or NOT
- Delete a search
- Run a search

## Recent Search Queries

[#1](#) ( equational binary decision diagrams<in>metadata )[#2](#) ( equational binary decision diagrams<in>pdfdata)[#3](#) ( equational binary decision diagrams<in>pdfdata)[#4](#) ( equational binary decision diagrams<in>pdfdata)

Indexed by  
 Inspec

[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE –


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☐ The ACM Digital Library ☒ The Guide

## THE GUIDE TO COMPUTING LITERATURE


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

### A Practical Decision Procedure for Arithmetic with Function Symbols

Full text Pdf (579 KB)

**Source** [Journal of the ACM \(JACM\) archive](#)  
 Volume 26, Issue 2 (April 1979) [table of contents](#)  
 Pages: 351 - 360  
 Year of Publication: 1979  
 ISSN:0004-5411

**Author** [Robert E. Shostak](#) Computer Science Laboratory, SRI International, 333 Ravenswood Ave., Menlo Park, CA

**Publisher** ACM Press New York, NY, USA

**Additional Information:** [references](#) [citations](#) [index terms](#) [collaborative colleagues](#) [peer to peer](#)

**Tools and Actions:** [Discussions](#) [Find similar Articles](#) [Review this Article](#)  
[Save this Article to a Binder](#) Display Formats: [BibTex](#) [EndNote](#) [ACM Ref](#)

**DOI Bookmark:** Use this link to bookmark this Article: <http://doi.acm.org/10.1145/322123.322137>  
[What is a DOI?](#)

#### ↑ REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

- 1 ACKERMAN, W Solvable Cases of the Decision Problem. North-Holland Pub Co, Amsterdam, 1954, pp 102-103
- 2 BLEDSOE, W.W The Sup-Inf method in Presburger arithmetic Memo ATP-18, Math Dept, U of Texas at Austin, Austin, Tex, Dec 1974.
- 3 BLEDSOE, W W A new method for proving certain Presburger formulas Advance Papers 4th Int Joint Conf on Artif Intell., Tiblisi, Georgia, U S S.R, Sept. 1975, pp 15-21.
- 4 COOPER, D C Programs for mechanical program verification. In Mach. Intell. 6, B. Meltzer and D Michie, Eds, American Elsevier, New York, 1971, pp 43-59
- 5 COOPER, D C Theorem proving in arithmetic without multiplication In Mach Intell 7, B Meltzer and D Michie, Eds, American Elsevier, New York, 1972, pp 91-99
- 6 DOWNEY, P Undecidability of Presburger arithmetic with a single monadic predicate letter Tech Rep 18- 72, Center for Research in Computing Technology, Harvard U, Cambridge, Mass, 1972
- 7 ELSPAS, B, BOYER, R E, SHOSTAK, R, AND SPITZEN, J A verification system for JOVIAL/J3 programs SRI Tech Rep 3756-1, Stanford Research Institute, Menlo Park, Calif, Jan 1976
- 8 GOMORY, R E An algorithm for integer solutions to linear programs Princeton-IBM Math Res Rep,